Persistent Link:
http://hdl.handle.net/10150/614656
Title:
The Application of RISC Architectures to Real-Time Telemetry Processing
Author:
Malatesta, William A.
Affiliation:
Veda Incorporated
Issue Date:
1989-11
Rights:
Copyright © International Foundation for Telemetering
Collection Information:
Proceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.
Publisher:
International Foundation for Telemetering
Journal:
International Telemetering Conference Proceedings
Abstract:
The number and types of processes carried out on telemetered data in real time have increased in direct proportion to the available processing speeds. Operations following decommutation in the data pipeline are often referred to generically as Engineering Units Processing (EUP). Examples of the types of functions typically performed by an EUP are data compression, polynomial conversion, and with the advent of message data, desyllabification. Real-time telemetry processing, such as EUP, has traditionally been done on bitslice processors, primarily because they possessed the speed required to maintain pace with the relatively high data rates. As data rates continue to increase, the need for bitslice processors with even higher processing speeds would seem to be even more pressing. However, in recent years RISC (Reduced Instruction Set Computer) based microprocessors have been developed that approach bit-slice processing rates and possess certain advantages. The advantages of a RISC based approach to real-time telemetry processing include ease of programming, shorter design and implementation cycles, and a direct path to speed increases as silicon processing technology advances. In addition, the streaming nature of the data to be operated on, and the EUP requirements generate a multi-branched program structure creating the potential for a high degree of optimization within a pipelined processor architecture. While most RISC applications are currently programmed in assembly language to take full advantage of the hardware, it is expected that improvements in optimizing compilers in the future will further enhance the position of RISC with respect to bit-slice processing.
Sponsors:
International Foundation for Telemetering
ISSN:
0884-5123; 0074-9079
Additional Links:
http://www.telemetry.org/

Full metadata record

DC FieldValue Language
dc.language.isoen_USen
dc.titleThe Application of RISC Architectures to Real-Time Telemetry Processingen_US
dc.contributor.authorMalatesta, William A.en
dc.contributor.departmentVeda Incorporateden
dc.date.issued1989-11-
dc.rightsCopyright © International Foundation for Telemeteringen
dc.description.collectioninformationProceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.en
dc.publisherInternational Foundation for Telemeteringen
dc.description.abstractThe number and types of processes carried out on telemetered data in real time have increased in direct proportion to the available processing speeds. Operations following decommutation in the data pipeline are often referred to generically as Engineering Units Processing (EUP). Examples of the types of functions typically performed by an EUP are data compression, polynomial conversion, and with the advent of message data, desyllabification. Real-time telemetry processing, such as EUP, has traditionally been done on bitslice processors, primarily because they possessed the speed required to maintain pace with the relatively high data rates. As data rates continue to increase, the need for bitslice processors with even higher processing speeds would seem to be even more pressing. However, in recent years RISC (Reduced Instruction Set Computer) based microprocessors have been developed that approach bit-slice processing rates and possess certain advantages. The advantages of a RISC based approach to real-time telemetry processing include ease of programming, shorter design and implementation cycles, and a direct path to speed increases as silicon processing technology advances. In addition, the streaming nature of the data to be operated on, and the EUP requirements generate a multi-branched program structure creating the potential for a high degree of optimization within a pipelined processor architecture. While most RISC applications are currently programmed in assembly language to take full advantage of the hardware, it is expected that improvements in optimizing compilers in the future will further enhance the position of RISC with respect to bit-slice processing.en
dc.description.sponsorshipInternational Foundation for Telemeteringen
dc.identifier.issn0884-5123-
dc.identifier.issn0074-9079-
dc.identifier.urihttp://hdl.handle.net/10150/614656-
dc.identifier.journalInternational Telemetering Conference Proceedingsen
dc.typetexten
dc.typeProceedingsen
dc.relation.urlhttp://www.telemetry.org/en
All Items in UA Campus Repository are protected by copyright, with all rights reserved, unless otherwise indicated.