Persistent Link:
http://hdl.handle.net/10150/607665
Title:
Multi-Gbps 16-QAM All-Digital Parallel Receiver
Author:
Gray, Andrew; Ghuman, Parminder; Hoy, Scott
Affiliation:
California Institute of Technology; National Aeronautics Space Adminstration
Issue Date:
2001-10
Rights:
Copyright © International Foundation for Telemetering
Collection Information:
Proceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.
Publisher:
International Foundation for Telemetering
Journal:
International Telemetering Conference Proceedings
Abstract:
Due to rapidly increasing downlink data rates between spacecraft and ground stations, the National Aeronautics and Space Administration (NASA) has developed an all-digital variable data rate receiver. The majority of the receiver is implemented on a single complementary metal oxide semiconductor (CMOS) application specific integrated circuit (ASIC) that is capable of processing data rates in excess of 300 mega-symbols per second or 600 mega-bits per second (Mbps) using quadrature phase-shift keyed (QPSK) modulation [1-5]. Developed jointly by the Goddard Space Flight Center and the Jet Propulsion Laboratory, the high rate digital demodulator (HRDD) ASIC uses parallel processing algorithms, which combined we call the advanced parallel receiver architecture (APRX), to perform the necessary functions of a satellite communications receiver. An overview of the next generation of the advanced parallel receiver architecture (APRX) is presented here, including a new parallel adaptive equalizer currently being implemented. The next generation receiver implementing this architecture will process in excess of 600 Megasymbols per second; the ASIC will process in excess of 1.2 Gbps using quadrature amplitude modulation (QPSK) and 2.4 Gbps using 16-quadrature amplitude modulation (QAM). The majority of the functions of the receiver are performed in the next generation high rate digital demodulator ASIC. A key property of such high data rate wireless communications systems is the use bandwidth efficient modulations often achieved through the use of sophisticated pulseshaping. The next generation ASIC, like the current generation ASIC, is designed to have programmable matched filters. The detection/matched filter bank in the ASIC should be programmed to “match” the received pulse-shape. This is particularly important for good biterror- rate performance in systems employing higher order modulations, such as 16-QAM employing partial-response pulse-shaping spanning many symbols. Such bandwidth efficient pulse-shaping methods require many coefficients in the matched filter; this creates increased computation and complexity in the receiver. Often such ideal receivers are not practical or possible to implement, and sub-optimal detection filtering techniques must be used. We will demonstrate that the use of a sub-optimum or truncated matched filter in some systems introduces severe intersymbol interference (ISI) distortion that results in poor BER results. However, we demonstrate for a specific pulse-shaped 16-QAM that if the demodulated baseband symbols are processed with a relatively simple equalizer very good performance may be achieved. The overall system complexity of such a system may be much lower than implementing the true matched filter [6]. Finally we present an overview of the next generation advanced parallel receiver (APRX) capable of demodulating such pulse-shaped 16-QAM that includes a novel parallel adaptive equalizer.
Sponsors:
International Foundation for Telemetering
ISSN:
0884-5123; 0074-9079
Additional Links:
http://www.telemetry.org/

Full metadata record

DC FieldValue Language
dc.language.isoen_USen
dc.titleMulti-Gbps 16-QAM All-Digital Parallel Receiveren_US
dc.contributor.authorGray, Andrewen
dc.contributor.authorGhuman, Parminderen
dc.contributor.authorHoy, Scotten
dc.contributor.departmentCalifornia Institute of Technologyen
dc.contributor.departmentNational Aeronautics Space Adminstrationen
dc.date.issued2001-10en
dc.rightsCopyright © International Foundation for Telemeteringen
dc.description.collectioninformationProceedings from the International Telemetering Conference are made available by the International Foundation for Telemetering and the University of Arizona Libraries. Visit http://www.telemetry.org/index.php/contact-us if you have questions about items in this collection.en
dc.publisherInternational Foundation for Telemeteringen
dc.description.abstractDue to rapidly increasing downlink data rates between spacecraft and ground stations, the National Aeronautics and Space Administration (NASA) has developed an all-digital variable data rate receiver. The majority of the receiver is implemented on a single complementary metal oxide semiconductor (CMOS) application specific integrated circuit (ASIC) that is capable of processing data rates in excess of 300 mega-symbols per second or 600 mega-bits per second (Mbps) using quadrature phase-shift keyed (QPSK) modulation [1-5]. Developed jointly by the Goddard Space Flight Center and the Jet Propulsion Laboratory, the high rate digital demodulator (HRDD) ASIC uses parallel processing algorithms, which combined we call the advanced parallel receiver architecture (APRX), to perform the necessary functions of a satellite communications receiver. An overview of the next generation of the advanced parallel receiver architecture (APRX) is presented here, including a new parallel adaptive equalizer currently being implemented. The next generation receiver implementing this architecture will process in excess of 600 Megasymbols per second; the ASIC will process in excess of 1.2 Gbps using quadrature amplitude modulation (QPSK) and 2.4 Gbps using 16-quadrature amplitude modulation (QAM). The majority of the functions of the receiver are performed in the next generation high rate digital demodulator ASIC. A key property of such high data rate wireless communications systems is the use bandwidth efficient modulations often achieved through the use of sophisticated pulseshaping. The next generation ASIC, like the current generation ASIC, is designed to have programmable matched filters. The detection/matched filter bank in the ASIC should be programmed to “match” the received pulse-shape. This is particularly important for good biterror- rate performance in systems employing higher order modulations, such as 16-QAM employing partial-response pulse-shaping spanning many symbols. Such bandwidth efficient pulse-shaping methods require many coefficients in the matched filter; this creates increased computation and complexity in the receiver. Often such ideal receivers are not practical or possible to implement, and sub-optimal detection filtering techniques must be used. We will demonstrate that the use of a sub-optimum or truncated matched filter in some systems introduces severe intersymbol interference (ISI) distortion that results in poor BER results. However, we demonstrate for a specific pulse-shaped 16-QAM that if the demodulated baseband symbols are processed with a relatively simple equalizer very good performance may be achieved. The overall system complexity of such a system may be much lower than implementing the true matched filter [6]. Finally we present an overview of the next generation advanced parallel receiver (APRX) capable of demodulating such pulse-shaped 16-QAM that includes a novel parallel adaptive equalizer.en
dc.description.sponsorshipInternational Foundation for Telemeteringen
dc.identifier.issn0884-5123en
dc.identifier.issn0074-9079en
dc.identifier.urihttp://hdl.handle.net/10150/607665en
dc.identifier.journalInternational Telemetering Conference Proceedingsen
dc.typetexten
dc.typeProceedingsen
dc.relation.urlhttp://www.telemetry.org/en
All Items in UA Campus Repository are protected by copyright, with all rights reserved, unless otherwise indicated.